Information handling system utilizing circuitized substrate with split conductive layer

ABSTRACT

An information handling system, e.g., a mainframe computer, which includes as part thereof a housing having therein an electrical assembly including a circuitized substrate which in turn includes a plurality of contiguous open segments which define facing edge portions within an electrically conductive layer to isolate separate portions of the conductive layer such that the layer can be used for different functions, e.g., as both power and ground elements, within the system. At least one electrical component is positioned on and electrically coupled to the circuitized substrate of the system&#39;s electrical assembly.

The instant application is a divisional of Ser. No. 11/641,810, filedDec. 20, 2006, now U.S. Pat. No. 7,377,033, which in turn is adivisional application of Ser. No. 10/882,167, filed Jul. 2, 2004, nowU.S. Pat. No. 7,157,646.

TECHNICAL FIELD

This invention relates to circuitized substrates and particularly tothose used in multilayered circuit boards, chip carriers, and the like,and to processes for manufacturing same. More particularly, theinvention relates to such substrates and resulting assemblies which canbe used as part of what are referred to in the art as “informationhandling systems.”

CROSS-REFERENCE TO CO-PENDING APPLICATIONS

In Ser. No. 10/882,170, filed Jul. 2, 2004 and entitled “CIRCUITIZEDSUBSTRATE WITH FILLED ISOLATION BORDER, METHOD OF MAKING SAME,ELECTRICAL ASSEMBLY UTILIZING SAME, AND INFORMATION HANDLING SYSTEMUTILIZING SAME” (Inventors: J. Lauffer et al), there is defined acircuitized substrate which includes a plurality of contiguous opensegments along a side edge portion of at least one electricallyconductive layer thereof, these open segments isolated by a barrier ofdielectric material which substantially fills the open segments, e.g.,during a lamination process which bonds two dielectric layers of thesubstrate to the conductive layer. A method of making the substrate, anelectrical assembly utilizing the substrate, a multilayered circuitizedassembly also utilizing the substrate and an information handlingsystem, e.g., a personal computer, are also provided. Ser. No.10/882,170 is now U.S. Pat. No. 7,157,647.

In Ser. No. 10/882,167, also filed Jul. 2, 2004, and entitled“CIRCUITIZED SUBSTRATE WITH SPLIT CONDUCTIVE LAYER, METHOD OF MAKINGSAME, ELECTRICAL ASSEMBLY UTILIZING SAME, AND INFORMATION HANDLINGSYSTEM UTILIZING SAME” (Inventors: J. Lauffer et al), there is defined acircuitized substrate which includes a plurality of contiguous opensegments which define facing edge portions within an electricallyconductive layer to isolate separate portions of the conductive layersuch that the layer can be used for different functions, e.g., as bothpower and ground elements, within a product (e.g., electrical assembly)which includes the substrate as part thereof. A method of making thesubstrate, an electrical assembly utilizing the substrate, amultilayered circuitized assembly also utilizing the substrate and aninformation handling system, e.g., a mainframe computer, are alsoprovided. Ser. No. 10/882,167 is now U.S. Pat. No. 7,157,646.

In Ser. No. 11/641,810, filed Dec. 20, 2006 and entitled “METHOD OFMAKING CIRCUITIZED SUBSTRATE WITH SPLIT CONDUCTIVE LAYER AND INFORMATIONHANDLING SYSTEM UTILIZING SAME”, there is defined a method of makingcircuitized substrate which includes a plurality of contiguous opensegments which define facing edge portions within an electricallyconductive layer to isolate separate portions of the conductive layersuch that the layer can be used for different functions, e.g., as bothpower and ground elements, within a product (e.g., electrical assembly)which includes the substrate as part thereof.

BACKGROUND OF THE INVENTION

Various electronic structures such as multilayered printed circuitboards (PCBs), laminate chip carriers, and the like permit formation ofmultiple circuits in a minimum volume or space. These structurestypically comprise a stack of layers of signal, ground and/or powerplanes separated from each other by a layer of dielectric material. Thelines are often in electrical contact with each other by plated holespassing through the dielectric layers. The plated holes are oftenreferred to as “vias” if internally located, “blind vias” if extending apredetermined depth within the board from an external surface, or“plated thru-holes” (PTHs) if extending substantially through theboard's full thickness. By the term “thru-hole” as used herein is meantto include all three types of such board openings.

Currently known methods of fabricating PCBs, chip carriers and the liketypically comprise fabrication of separate inner-layer circuits(circuitized layers), which are formed by coating a photosensitive layeror film over a copper layer of a copper clad inner-layer base material.The photosensitive coating is imaged, developed and the exposed copperis etched to form conductor lines. After etching, the photosensitivefilm is stripped from the copper leaving the circuit pattern on thesurface of the inner-layer base material. This processing is alsoreferred to as photolithographic processing in the PCB art and furtherdescription is not deemed necessary.

After formation of individual inner-layer circuits, a multilayer stackis formed by preparing a lay-up of inner-layers, ground planes, powerplanes, etc., typically separated from each other by a layer ofdielectric pre-preg material, the latter typically comprising a layer ofglass (typically fiberglass) cloth impregnated with a partially curedmaterial, typically a B-stage epoxy resin. The top and bottom outerlayers of the stack usually comprise copper clad, glass-filled, epoxyplanar substrates with the copper cladding comprising exterior surfacesof the stack. The stack is laminated to form a monolithic structureusing heat and pressure to fully cure the B-stage resin. The stack soformed typically has metal (usually copper) cladding on both of itsexterior surfaces. Exterior circuit layers are formed in the coppercladding using procedures similar to the procedures used to form theinner-layer circuits. A photosensitive film is applied to the coppercladding. The coating is exposed to patterned activating radiation anddeveloped. An etchant is then used to remove copper bared by thedevelopment of the photosensitive film. Finally, the remainingphotosensitive film is removed to provide the exterior circuit layers.

Electrically conductive thru-holes (or interconnects), as mentionedabove, are used to electrically connect individual circuit layers withinthe structure to each other and to the outer surfaces, and typicallypass through all or a portion of the stack. Thru-holes are generallyformed prior to the formation of circuits on the exterior surfaces bydrilling holes through the stack at appropriate locations. Followingseveral pre-treatment steps, the walls of the holes are catalyzed bycontact with a plating catalyst and metallized, typically by contactwith an electroless or electrolytic copper plating solution to formconductive pathways between circuit layers. Following formation of theconductive thru-holes, exterior circuits, or outer layers are formedusing the procedure described above.

After substrate construction, chips and/or other electrical componentsare mounted at appropriate locations on the exterior circuit layers ofthe multilayered stack, typically using solder mount pads to bond thecomponents to the PCB. The components are often in electrical contactwith the circuits within the structure through the conductivethru-holes, as desired. The solder pads are typically formed by coatingan organic solder mask coating over the exterior circuit layers. Thesolder mask may be applied by screen coating a liquid solder maskcoating material over the surface of the exterior circuit layers using ascreen having openings defining areas where solder mount pads are to beformed. Alternatively, a photoimageable solder mask may be coated ontothe board and exposed and developed to yield an array of openingsdefining the pads. The openings are then coated with solder usingprocesses known to the art such as wave soldering.

Complex product designs have become the norm in today's manufacturingworld of substrates as the demand for operational capabilities for suchproducts have increased significantly over the past few years. Forexample, PCBs for mainframe computers may have as many as 36 layers ofcircuitry or more, with the complete stack having a thickness of as muchas about 0.250 inch (250 mils). These boards are typically designed withthree or five mil wide signal lines and twelve mil diameter thru-holes.For increased circuit densification in many of today's electronicproducts such as PCBs, chip carriers and the like, the industry seeks toreduce signal lines to a width of two mils or less and hole diameters totwo mils or less.

As will be defined in greater detail hereinbelow, the present inventionprovides a circuitized substrate which includes a “split” conductive(e.g., power) plane as one element thereof. By the term “split” as usedherein is meant a conductive layer with at least two separate(electrically isolated) portions, such that each portion is capable ofcarrying different current levels, provide separate functions such aspower and ground all on one plane, etc. This feature thus significantlyexpands the capability of the final structure because it allows for manyadditional design considerations in the final product. As understood,such a final product may include a multitude of such split conductiveplanes to provide even greater capabilities over known products.

In U.S. Pat. No. 6,288,906, issued Sep. 11, 2001, there is described amethod of making a multi-layer printed circuit board that includes powerplanes for its outer conductive layers. The outer conductive layers arepatterned to accept circuitry, such as integrated circuits and surfacemount devices. Mounting pads are provided on the outer conductive layerswhich include plated-through vias (holes) for electrical interconnectionwith other conductive layers of the board.

In U.S. Pat. No. 5,912,809, issued Jun. 15, 1999, the electricalpotentials and very high frequency (VHF) currents in a circuit board arecontrolled by patterning the power plane of a multiple layered,capacitive plane printed circuit board in selected geometric patterns.The selected geometric patterns, both simple and complex, controlvoltages and currents by channeling the capacitance capacity for usagedirected to a particular integrated circuit or circuits, isolated to aparticular integrated circuit or circuits, or shared between integratedcircuits.

In U.S. Pat. No. 5,685,070, issued Nov. 11, 1997, there is described amethod of making a printed circuit board or card for direct chipattachment that includes at least one power core, at least one signalplane that is adjacent to the power core, and plated thru-holes forelectrical connection is provided. In addition, a layer of dielectricmaterial is adjacent the power core and a circuitized conductive layeris adjacent the dielectric material, followed by a layer ofphotosensitive dielectric material adjacent the conductive layer.Photodeveloped blind vias for subsequent connection to the power coreand drilled blind vias for subsequent connection to the signal plane areprovided.

In U.S. Pat. No. 5,418,689, issued May 23, 1995, there is described amethod of making a printed circuit board for direct chip attachment thatincludes at least one power core, at least one signal plane adjacent thepower core, and plated thru-holes for electrical connection. Inaddition, a layer of dielectric material is adjacent the power core anda circuitized conductive layer is adjacent the dielectric material,followed by a layer of photosensitive dielectric material adjacent theconductive layer.

In U.S. Pat. No. 5,384,433, issued Jan. 24, 1995, there is described amethod of making a printed circuit board that includes an array ofconductive pads including component-mounting holes disposed on first andsecond surfaces thereon. An array of conductive attachment landsarranged in pairs of first and second attachment lands are disposed onthe first and second surfaces. The first and second attachment lands areinsulated from one another and separated by a distance selected to allowattachment of standard sized components therebetween on the first andsecond surfaces of said circuit board. First and second conductive powerdistribution planes are disposed on the first and second surfaces andare insulated from the conductive pads and the second attachment landsdisposed thereon.

Other methods of making circuitized substrates (namely PCBs) aredescribed in the following U.S. patents:

5,488,540 Hatta 5,736,796 Price et al 6,204,453 Fallon et al 6,418,031Archambeault et al 6,557,154 Harada et al

As described herein, the present invention represents a significantimprovement over known processes, including those described above, usedin the production of circuitized substrates such as PCBs. As mentionedabove, one particularly significant feature of this invention is theprovision of a conductive layer such as a power plane with at least twoseparate, isolated portions. Such isolation is assured by theutilization of a protective barrier of dielectric material between thefacing edge portions of the separated portions, which portions have beenformed using a series of openings formed in the initial conductivelayer.

It is believed that such an invention will represent a significantadvancement in the art.

OBJECTS AND SUMMARY OF THE INVENTION

It is a primary object of this invention to enhance the circuitizedsubstrate art.

It is another object of the invention to provide a method of making acircuitized substrate which may be performed using conventionalprocesses known in the art and which is thus relatively easy andinexpensive to implement.

It is another object of this invention to provide various structureswhich are adaptable for utilizing a substrate so formed by the methodtaught herein and which thus possess the significant advantages taughtherein.

According to one embodiment of the invention, there is provided acircuitized substrate comprising at least one electrically conductivelayer of substantially planar configuration and having first and secondopposing surfaces, the at least one electrically conductive layerincluding at least two separate, electrically isolated portions, eachelectrically isolated portion including an edge portion substantiallyfacing an edge portion of at least one other electrically isolatedportion, the edge portions facing each other comprised of a plurality ofcontiguous formed open segments, a first dielectric layer positioned onthe first opposing surface of the at least one electrically conductivelayer, a portion of this first dielectric layer substantially fillingselected ones of the contiguous formed open segments of the facing edgeportions, and a second dielectric layer positioned on the secondopposing surface of the electrically conductive layer, a portion of thissecond dielectric layer substantially filling the remaining ones ofcontiguous formed open segments of the facing edge portions, theportions of first and second dielectric layers providing a common,substantially solid dielectric barrier between these facing edgeportions.

According to another embodiment of the invention, there is provided amethod of making a circuitized substrate, the method comprisingproviding at least one electrically conductive layer of substantiallyplanar configuration having first and second opposing surfaces andincluding at least two separate, electrically isolated portions, eachelectrically isolated portion including an edge portion substantiallyfacing an edge portion of at least one other electrically isolatedportion, the edge portions facing each other comprised of a plurality ofcontiguous formed open segments, positioning a first dielectric layer onthe first opposing surface of the electrically conductive layer,substantially filling selected ones of the contiguous formed opensegments of the facing edge portions with a portion of the firstdielectric layer, positioning a second dielectric layer on the secondopposing surface of the at least one electrically conductive layer, andsubstantially filling the remaining ones of the contiguous formed opensegments of the facing edge portions with a portion of the seconddielectric layer, the portions of first and second dielectric layersproviding a common, substantially solid dielectric barrier between thefacing edge portions.

According to yet another embodiment of the invention, there is providedan electrical assembly comprising a circuitized substrate including atleast one electrically conductive layer of substantially planarconfiguration and having first and second opposing surfaces, the atleast one electrically conductive layer including at least two separate,electrically isolated portions, each electrically isolated portionincluding an edge portion substantially facing an edge portion of atleast one other electrically isolated portion, the edge portions facingeach other comprised of a plurality of contiguous formed open segments,a first dielectric layer positioned on the first opposing surface of theelectrically conductive layer, a portion of this first dielectric layersubstantially filling selected ones of the contiguous formed opensegments of the facing edge portions, and a second dielectric layerpositioned on the second opposing surface of the at least oneelectrically conductive layer, a portion of the second dielectric layersubstantially filling the remaining ones of the contiguous formed opensegments of the facing edge portions, the portions of first and seconddielectric layers providing a common, substantially solid dielectricbarrier between said facing edge portions. The electrical assemblyfurther includes at least one electrical component positioned on andelectrically coupled to the circuitized substrate.

According to still another embodiment of the invention, there isprovided a multilayered circuitized structure comprising a firstcircuitized substrate portion including at least one electricallyconductive layer of substantially planar configuration and having firstand second opposing surfaces, the at least one electrically conductivelayer including at least two separate, electrically isolated portions,each electrically isolated portion including an edge portionsubstantially facing an edge portion of at least one other electricallyisolated portion, the edge portions facing each other comprised of aplurality of contiguous formed open segments, a first dielectric layerpositioned on the first opposing surface of the at least oneelectrically conductive layer, a portion of the first dielectric layersubstantially filling selected ones of the contiguous formed opensegments of the facing edge portions, and a second dielectric layerpositioned on the second opposing surface of the at least oneelectrically conductive layer, a portion of the second dielectric layersubstantially filling the remaining ones of the contiguous formed opensegments of the facing edge portions, the portions of first and seconddielectric layers providing a common, substantially solid dielectricbarrier between the facing edge portions, the first circuitizedsubstrate having a first pattern of interconnecting conductivethru-holes therein of a first density, and second and third circuitizedsubstrate portions positioned on opposite sides of the first circuitizedsubstrate portion, each having a second pattern of interconnectingthru-holes therein, the second patterns of interconnecting thru-holesbeing electrically coupled to the interconnecting conductive thru-holesof the first circuitized substrate portion such that the firstcircuitized substrate portion provides electrical interconnectionbetween the second and third circuitized substrate portions.

According to another embodiment of the invention, there is provided aninformation handling system comprising a housing, an electrical assemblypositioned substantially within the housing and including a circuitizedsubstrate having at least one electrically conductive layer ofsubstantially planar configuration and having first and second opposingsurfaces, the at least one electrically conductive layer including atleast two separate, electrically isolated portions, each electricallyisolated portion including an edge portion substantially facing an edgeportion of at least one other electrically isolated portion, the edgeportions facing each other comprised of a plurality of contiguous formedopen segments, a first dielectric layer positioned on the first opposingsurface of the at least one electrically conductive layer, a portion ofthe first dielectric layer substantially filling selected ones of thecontiguous formed open segments of the facing edge portions, and asecond dielectric layer positioned on the second opposing surface of theat least one electrically conductive layer, a portion of the seconddielectric layer substantially filling the remaining ones of contiguousformed open segments, the portions of first and second dielectric layersproviding a common, substantially solid dielectric barrier between thefacing edge portions. The system further includes at least oneelectrical component positioned on and electrically coupled to thecircuitized substrate of the electrical assembly.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1-9 illustrate the various steps of producing a circuitizedsubstrate in accordance with one embodiment of the invention;

FIG. 10 is a side-elevational view showing a circuitized substrate ofthe invention interconnecting a pair of opposed electronic components;

FIG. 11 illustrates a plurality of circuitized substrates for beingbonded together to form a multilayered circuitized structure inaccordance with one embodiment of the invention;

FIG. 12 is a side-elevational view illustrating an electronic assemblywhich may include circuitized substrates of the type defined herein aspart thereof; and

FIG. 13 is a perspective view of an information handling systemadaptable for utilizing one or more electrical assemblies having one ormore circuitized substrates as taught herein.

BEST MODE FOR CARRYING OUT THE INVENTION

For a better understanding of the present invention, together with otherand further objects, advantages and capabilities thereof, reference ismade to the following disclosure and appended claims in connection withthe above-described drawings.

“Information handling system” as used herein shall mean anyinstrumentality or aggregate of instrumentalities primarily designed tocompute, classify, process, transmit, receive, retrieve, originate,switch, store, display, manifest, measure, detect, record, reproduce,handle or utilize any form of information, intelligence or data forbusiness, scientific, control or other purposes. Examples includepersonal computers and larger processors such as computer servers andmainframes. Such products are well known in the art and are also knownto include PCBs and other forms of circuitized substrates as partthereof, some including several such components depending on theoperational requirements thereof.

In FIG. 1, there is shown a first step in producing a circuitizedsubstrate according to one embodiment of the invention. In this step, asingle sheet 17 of electrically conductive material (preferably copper)of substantially planar and rectangular shape (as shown) is initiallyprovided with a plurality of openings 19 which form a particular patternwithin the sheet. This pattern is shown only as a singular line ofopenings but it is understood it could be a plurality of lines. Thepurpose of the curvilinear pattern of these initial openings 19 (and thesubsequent openings and processing defined herein) is to define at leasttwo separate and electrically isolated portions (represented as “A” and“B” in FIG. 1) for the single sheet 17. Although only two are shown, theuse of added opening patterns may of course define further isolatedportions of different shapes. The two shown in FIG. 1 (and in otherFIGS. below) are only being shown for ease of explanation, as others arepossible. “A” and “B” are thus “divided” initially in FIG. 1 by thecurvilinear line “L”-“L”. In one example, a total of 350 initialopenings 19 may be provided along the illustrated pattern within acopper sheet having dimensions of seventeen inches (width) by seventeeninches (length). Further description of these openings 19 is providedbelow. In addition, it is possible to also provide what are referred toin the PCB art as “clearance” openings 23 within the interior portion ofthe sheet as shown. The purpose of these clearance openings will beunderstood from the following description. Such clearance openings arenot necessary in accordance with the broader aspects of this invention,however.

Sheet 17 is used as an electrically conductive layer within acircuitized substrate formed in accordance with the teachings herein. Asunderstood, the separate portions of this conductive layer may performdifferent functions to thereby increase the operational capabilities ofthe final substrate as well as electrical assemblies and other productsin which the substrate is utilized. Perhaps the most desirable usagewould be as both a power and ground plane in which portion “A” couldprovide power to selected parts of the substrate (and any electricalcomponents coupled thereto) and portion “B” could provide the ground forthe substrate (and selected components). This is not meant to limit theinvention, however, because the “split” sheet as defined herein may alsobe used as both a signal (typically where there would be additionalsingle conductor lines and/or pads and/or thru-holes and the like aspart thereof, none being shown for ease of explanation purposes) andground plane, or even as a signal and power plane, if for example lessercurrent was needed for providing signals to selected components whilegreater power was needed for other components. All of thesepossibilities, and more if desired, depend on the operationalrequirements of the final product utilizing this invention.

Sheet 17 is shown in FIG. 2 in side view, as taken along the line 2-2 inFIG. 1. With a sheet having the dimensions above, the sheet ispreferably of a thickness within the range of from about 0.0005 inch toabout 0.004 inch. As stated, the preferred material for sheet 17 iscopper, but other conductive metals are possible.

In FIG. 3, there is shown a partial, much enlarged view of sheet 17.showing only four of the initial openings 19. These could be any of thefour in FIG. 1 and are not meant to represent any specific settherefrom. Accordingly, the orientation shown is primarily for ease ofexplanation purposes. The four openings 19 are illustrated as formed inthe described, representative curvilinear pattern along theaforementioned line of demarcation “L”-“L”. It is understood that theseopenings, each preferably of a diameter of from about 0.020 inch toabout 0.100 inch, run along the entire length of line “L”-“L”, asstated. Preferably, openings of the aforementioned diameter are spacedapart (S1) a distance of from about 0.030 inch to about 0.200 inch.Significantly, it is preferred that these initial openings not becontiguous but instead are preferably spaced as shown, for purposes tobe described hereinbelow. It is possible, however, for some of these tobe contiguous, e.g., three or four in one “set”, separated by one ormore spaced openings as shown in the drawings. The preferred manner forproviding openings 19 is to use mechanical drills as is known in the PCBart. If sheet 17 is thin enough, and a powerful enough laser isutilized, it is also within the scope of the invention to provideopenings 19 using such a laser. Chemical etching, another known processin the PCB art, is also possible to provide holes 19. This is also truefor the clearance openings 23. Sheet 17, being substantially planar,includes first and second opposing, substantially planar surfaces 25(facing the viewer in FIG. 3) and 27 (shown as the lower or bottomsurface in FIG. 2).

In FIG. 4, a much enlarged view over FIGS. 1 and 2 (and slightly overFIG. 3), there is shown the positioning of a first dielectric layer 31atop sheet 17 to substantially cover each of the initially providedopenings 19. In FIG. 4, only one opening 19 is shown for illustrationpurposes. First dielectric layer 31 is preferably comprised of afiberglass-reinforced polymer resin of a type known in the art as “FR4”dielectric material. This material includes a polymer resin with thefiberglass serving as reinforcement means.

Alternative materials for dielectric layer 31 are possible, examplesincluding other known dielectric materials used in the manufacture ofPCBs. One example of such a material is described in pending applicationSer. No. 10/812,889, filed Mar. 31, 2004 and entitled, “DielectricComposition For Forming Dielectric Layer For Use In CircuitizedSubstrates” (inventors: R. Japp et al). Ser. No. 10/812,889 is now U.S.Pat. No. 7,270,845. Another material which can be used for layer 31 is apolymer known as Driclad, a dielectric material produced and sold by theassignee of the present invention. (Driclad is a registered trademark ofEndicott Interconnect Technologies, Inc.) FIG. 4, as shown, is takenalong the line 4-4 in FIG. 3. The preferred means of positioning layer31 is to use a lamination process which, as shown in FIG. 5, results ina portion 33 of layer 31 becoming embedded within (and substantiallyfilling) each of the openings 19. This is a significant aspect of theinvention for reasons stated hereinbelow. In one example, utilizing theaforementioned “FR4” material, the layer 31 possessed an initialthickness of about 0.004 inch and, following lamination, a reducedthickness (in FIG. 5) of about 0.0035 inch. As clearly seen in FIG. 5,only the illustrated portion 33 of dielectric layer 31 is positionedwithin the openings 19.

In FIG. 6, sheet 17 is again shown only partially and with four initialopenings 19 (shown hidden). These openings are shown in FIG. 6 in alinear pattern for ease of explanation. Openings 19 are hidden from theviewer in FIG. 6 due to the covering dielectric layer 31. In FIG. 6, asecond plurality of openings 35 are formed (three full in FIG. 6, withanother one being partially shown), preferably of the same diameter asinitial openings 19 and spaced a similar distance apart in the“offsetting” orientation relative to earlier provided openings 19 lyingunderneath. The preferred process for forming openings 35 is the same asthat for openings 19. Significantly, this offsetting and spacingorientation results in each opening 35 being substantially centered overthe interim strip of underlying copper of sheet 17 between a respectivepair of the initially formed openings 19. This second series of openingsthus serves to completely sever sheet 17 along the demarcation line“L”-“L” to divide it into the two electrically isolated portions A andB.

As shown in FIG. 7, taken along the line 7-7 in FIG. 6, each opening 35extends entirely through the laminated dielectric layer 31 and theunderlying copper sheet 17. As stated, and as clearly now seen in FIG.7, sheet 17 has now been “split” into the two portions A and B as aresult of the defined dual drilling operation such that no coppermaterial physically interconnects these portions. As stated, thissevering has resulted in just the two portions shown but it is alsowithin the scope of the invention to provide various patterns ofdemarcation lines of openings to in turn define additional isolatedportions within sheet 17, if desired.

In FIG. 8, a second dielectric layer 41 is positioned on the secondopposing surface 27 of the copper sheet 17 and laminated (preferablyusing a lamination process similar to that for layer 31 and described ingreater detail below) such that a portion 43 of the second dielectriclayer 41 will become embedded within and substantially fill each of thesecond openings 35. As seen in FIG. 8, this portion 43 also extendsupwardly within the upper first layer 31 as a result of the laminationprocess. In one example of the invention, the preferred laminationprocess for laminating both layers 31 and 41 may be accomplished at atemperature within the range of from about 180 to about 250 degreesCelsius (C.), at a pressure of about 100 to about 1200 pounds per squareinch (p.s.i.), and for a time period of about 30 to about 120 minutes.These parameters are not meant to limit the invention, of course, asother times, temperatures and pressures may be utilized depending on thematerials and the various properties thereof (e.g., thickness) chosen.In one example, the structure shown in FIG. 8 may possess a finalthickness (after the second lamination step) of from about 0.004 inch toabout 0.020 inch.

FIG. 9 is a top, plan view of sheet 17 with both series of openings 19and 35 filled with interim dielectric material so as to form asubstantially solid dielectric barrier between the aligned and formedopenings. As seen, the resulting structure in FIG. 9 includes two facingedge portions 51 and 53 for isolated portions A and B, respectively.These newly formed interior (within the sheet) edges, substantiallycovered now with a protective layer of dielectric material along theentire lengths thereof, may be defined as the result of the illustratedplurality of contiguous, formed open segments. It is understood ofcourse that these open segments are the partial exterior surfaces of theopenings 19 and 35 formed using the processes defined above. Theresulting structure, as seen in FIG. 9, includes the dielectricmaterials from the two dielectric layers laminated as defined herein.These edge portions 51 and 53 are formed as defined herein so as to beas smooth as possible utilizing such drilling or other formationprocesses. The edge portions are preferably smoother than as shown, thedrawing being for illustration purposes only. Regardless of smoothness,however, these edge portions 51 and 53 are each covered by a soliddielectric covering over all of the contiguous open segments and are ofa sheet of material having a thickness, coupled with the thicknesses ofthe two laminated dielectric layers, to assure a planar structure withsufficient rigidity such that it can now be successfully used withsubsequent processing steps (including lamination) to form a larger,multilayered structure as mentioned in greater detail below. Further,the structure of FIGS. 8 and 9 is thin enough so as not to addsignificantly to the overall thickness of the final structure in whichit is utilized. Therefore, more than one such FIGS. 8 and 9 structuresmay be utilized in each desired final structure.

As clearly seen in FIG. 8, only the illustrated portion 43 of the seconddielectric layer 41 is positioned within opening 35. Comparing FIGS. 5and 8, therefore, clearly shows that only portions of the firstdielectric layer fill (are positioned within) the first set of openings19 formed within the conductive layer 17 while only portions of thesecond dielectric layer fill (are positioned within) the second openings35 formed within layer 17.

The invention has been defined with respect to providing layers 31 and41 separately and individually laminating each in a separate laminationstep. The invention is not so limited, however, because it is possible,after forming the first pattern of openings 19 in sheet 17 as shown inFIG. 3, to laminate both layers 31 and 41 onto the conductive layer in asingle lamination step, using the parameters cited above. Following thissingle lamination step, it is possible to then form the second patternof openings 35, these extending through the entire thickness of thelaminated 3-layered structure. A second lamination procedure may then beutilized to embed a third dielectric layer (preferably of similarcomposition as layer 31 and/or layer 41) within the formed openings 35.

In its simplest form, the structure of FIG. 9 may be used as acircuitized substrate in that the conductive layer 17 may beelectrically coupled (e.g., using a thru-hole as defined hereinabove) toelectronic components such as resistors, capacitors and even largercomponents such as chip carriers. In a preferred embodiment of theinvention, however, the structure of FIG. 9 is preferably provided witha pair of opposing conductive layers 71 and 73 as shown in FIG. 10. Eachconductive layer 71 and 73 may be a signal layer (as shown) or, asstated, it is also within the scope of the invention for the internallayer 17 to be a partial signal layer with the other portion performinganother function such as power or ground. The specific orientation ofconductive layers is defined by the desired function thereof in thefinal product and may be in any orientation which satisfies theoperational requirements of said product. The embodiment of FIG. 10 isthus meant to be for representative purposes only and is not meant tolimit the invention. Should layers 71 and 73 be signal layers, each maycomprise a plurality of conductive pads, lands, or lines (all beingrepresented by the numeral 75), or combinations thereof. Preferably,these conductive planes 71 and 73 are interconnected using a pluralityof conductive thru-holes 81 formed in accordance with known PCBmanufacturing techniques. Such thru-holes are preferably of copper andextend through the entire thickness of the FIG. 9 structure tointerconnect the opposite layers 71 and 73 as shown. If planes 71 and 73are signal planes, and plane 17 a power or ground plane, the signalplanes preferably will not be electrically connected to plane 17 andhence the reason for the clearance holes 23 described in FIGS. 1 and 2.The thru-hole to the right in FIG. 10 extends through and does notelectrically engage plane 17 because of the larger diameter clearancehole 23, whereas the two thru-holes 81 to the left both couple to plane17 and thus to both isolated portions A and B of the plane. It ispossible for many more of the conductive thru-holes 81 to be used,including more electrically coupled to the two separate portions ofplane 17, again depending on the operational requirements for the finalcircuitized substrate. FIG. 10 thus represents only one example of acircuitized substrate which may be produced using the teachings herein.

For a more complex final product, the resulting circuitized substratemay also include more than three conductive planes as part thereof. Itis possible, using the teachings of the invention, to produce a singularcircuitized substrate having a plurality of signal, power and groundplanes as part thereof. In such an embodiment, the structure such asformed as shown in FIG. 10 would include additional dielectric layersover the respective conductive planes 71 and/or 73 and additionalconductive planes formed thereon, this procedure continuing until thedesired number of conductive and dielectric layers are obtained.Selected conductors of these added conductive planes could be in turnelectrically coupled to portions A and B, as needed. One example mightbe where selected portions of said added layers, and any componentscoupled thereto, are coupled to one portion of the sheet 17 forgrounding purposes. Still further embodiments are within the knowledgeof those skilled in the art, and added explanation is not considerednecessary here.

In the particular embodiment of FIG. 10, the outer conductive pads 75 ofthe thru-holes 81 may be utilized to interconnect a pair of electroniccomponents 91 and 93 (i.e., utilizing solder balls 95) as shown. In thisarrangement, one example of an electronic component 91 may be a chipcarrier in which a semiconductor chip is positioned on and electricallycoupled to a circuitized substrate and covered, e.g., with a protectivecovering of “glob top” (a conventional electrically insulativeencapsulant material)), such chip carriers produced and sold by theassignee of the present invention. One known such product is referred toas a Hyper-BGA chip carrier. (Hyper-BGA is a registered trademark ofEndicott Interconnect Technologies, Inc.) One example of a secondelectronic component 93 may be a PCB, several types of which are alsoproduced and sold by the assignee of the present invention. In itssimplest form, the circuitized substrate in FIG. 10, having but oneelectrical component positioned thereon, may be defined as an electricalassembly. By way of example, the circuitized substrate in FIG. 10 mayitself be a PCB with the component 91 a chip carrier, while notincluding the underlying substrate 93. This form of electrical assembly(carrier and PCB) is also produced and sold by the assignee of thisinvention. In such an assembly, a lower conductive plane 73 may not beneeded with the thru-holes instead being connected only to respectiveinternal conductive planes as mentioned above.

In FIG. 11, three circuitized substrates of the type shown in FIG. 10are shown as being aligned for bonding together to form a multilayeredcircuitized substrate in accordance with one embodiment of theinvention. Each substrate, referred to by the numeral 101 and similar tosubstrate 17 in FIG. 10, is aligned relative to the other two such thatthe patterns of thru-holes 81 in all three are aligned. A sheet of knowndielectric pre-preg material 103 may be utilized between each pair ofsubstrates 101, and includes openings 105 therein so as to enable theland portions 75 of mating thru-holes to become physically engaged toone another. (Each substrate 101 is understood to include the thru-holes81 shown to the far left in FIG. 10, and thus the remaining otherisolated portion A, but these thru-holes are not shown in FIG. 11 forease of illustration.) In another embodiment, it is also possible toutilize conductive paste or the like (not shown) to form the connectionbetween the respective lands of the substrates. Conductive paste isknown in the PCB art and further description is not deemed necessary.The structure, shown in exploded view in FIG. 11, is now laminated toform a single, compact structure with each of the thru-holes beingelectrically coupled to form a continuous thru-hole extending throughthe entire surface of this final, multilayered structure. It is withinthe scope of the invention that selected ones of the various thru-holesnot extend entirely through the final structure but instead only becoupled to corresponding selected ones of the thru-holes located withinthe interim circuitized substrate, again depending upon the operationalrequirements for the finished multilayered structure. The finallaminated multilayered circuitized structure may be used as a PCB, asmaller chip carrier, or other circuitized substrate. In a still furtherembodiment of the invention, the various substrates 101 of FIG. 11 areelectrically interconnected to each other after a final lamination stepby conventional drilled and plated through holes.

FIG. 12 represents examples of the structures defined hereinabove, thestructure referenced by the numeral 105 being a chip carrier while thestructure represented by the numeral 107 is a PCB. As stated, bothstructures are produced and sold by the assignee of the invention. Inthe embodiment (assembly) of FIG. 12, the chip carrier 105 is mounted onand electrically coupled to PCB 107 using a plurality of solder balls95′, the chip carrier 105 in turn having a semiconductor chip 109positioned thereon and electrically coupled to the carrier using asecond plurality of solder balls 95″. The assembly in FIG. 12 may alsoinclude a heat sink 110 thermally coupled to chip 109 using a conductivepaste 111 and positioned on the upper surface of carrier 105 byappropriate standoffs 113, as is known in the art.

In FIG. 13, there is shown an information handling system 121 which ispreferably a personal computer, a mainframe computer or a computerserver. Other types of information handling systems known in the art ofthis type may also utilize the teachings of this invention. Thecircuitized substrate or substrates formed in accordance with theteachings herein may be utilized in the system 121 as a PCB 107 (shownhidden) and/or a chip carrier 105 (also shown hidden). The circuitizedsubstrates may be utilized as a mother board in system 121 or as one ormore individual PCBs typically utilized in such systems. The remainingelements of information handling systems of these types, such as thehousing 131 which contains the PCB and chip carrier components, areknown in the art. Such a housing 131, for example, is typically of asuitable electrically insulative material (e.g., plastic) for smallersystems such as personal computers but may be of aluminum or similarlightweight metal if for a larger system such as a mainframe or one ofthe larger servers known today. Further description of this and theother components of such a system is not believed necessary.

Thus there has been shown and described a circuitized substrate whichutilizes at least one conductive plane therein formed in a new andunique manner so as to assure that the plane comprises at least twoelectrically isolated (separated) conductive portions which in turn mayserve different electrical functions in the final product in which thesubstrate is utilized. An effective dielectric barrier is formed toassure effective separation of the two portions, while also assuring thesubstrate, in its simplest form, is of sufficient rigidity so as to besuccessfully used in conjunction with additional manufacturing processes(especially lamination) should the substrate be used as part of a largerproduct such as a multilayered PCB or the like. The various structureswhich may utilize one or more circuitized substrates taught herein thusalso inherit the several advantageous features of this structure. Thecircuitized substrate as defined may be produced using known PCBmanufacturing processes and thus at relatively low cost, thus presentingthe possibility of lower costs for the assemblies utilizing thesesubstrates.

While there have been shown and described what are at present thepreferred embodiments of the invention, it will be obvious to thoseskilled in the art that various changes and modifications may be madetherein without departing from the scope of the invention as defined bythe appended claims.

1. An information handling system comprising: a housing; an electricalassembly positioned substantially within said housing and including acircuitized substrate having at least one electrically conductive layerof substantially planar configuration and having first and secondopposing surfaces, said at least one electrically conductive layerincluding at least two separate, electrically isolated portions, eachelectrically isolated portion including an edge portion substantiallyfacing an edge portion of at least one other electrically isolatedportion, each of said edge portions facing each other comprised of aplurality of contiguous formed open segments, a first dielectric layerpositioned on said first opposing surface of said at least oneelectrically conductive layer, a portion of said first dielectric layerbeing positioned within selected ones of said contiguous formed opensegments of each of said facing edge portions, said first dielectriclayer including a plurality of openings each aligned above a respectiveone of the remaining ones of said contiguous formed open segments, and asecond dielectric layer positioned on said second opposing surface ofsaid at least one electrically conductive layer, a portion of saidsecond dielectric layer being positioned within said remaining ones ofsaid contiguous formed open segments of each of said facing edgeportions and within said plurality of openings within said firstdielectric layer aligned above said respective ones of said remainingones of said contiguous formed open segments, only said portion of saidfirst dielectric layer being positioned within said selected ones ofsaid contiguous formed open segments of each of said facing edgeportions and substantially only said portion of said second dielectriclayer being positioned with said remaining ones of said contiguousformed open segments of each of said facing edge portions and withinsaid plurality of openings within said first dielectric layer alignedabove said respective ones of said remaining ones of said contiguousformed open segments, said portions of both of said first and seconddielectric layers positioned within said contiguous formed open segmentsof said facing edge portions providing a common, substantially soliddielectric barrier between said facing edge portions; and at least oneelectrical component positioned on and electrically coupled to saidcircuitized substrate of said electrical assembly.
 2. The invention ofclaim 1 wherein said information handling system comprises a personalcomputer.
 3. The invention of claim 1 wherein said information handlingsystem comprises a mainframe computer.
 4. The invention of claim 1wherein said information handling system comprises a computer server.